

# Extended Scale Length Theory for Low-Dimensional Field-Effect Transistors

Carlo Gilardi<sup>1</sup>, Graduate Student Member, IEEE, Robert K. A. Bennett<sup>2</sup>, Student Member, IEEE, Youngki Yoon<sup>1</sup>, Member, IEEE, Eric Pop<sup>1</sup>, Fellow, IEEE, H.-S. Philip Wong<sup>1</sup>, Fellow, IEEE, and Subhasish Mitra<sup>1</sup>, Fellow, IEEE

**Abstract**—Low-dimensional (low-D) semiconductors such as carbon nanotubes (CNTs) and 2-D materials are promising channel materials for nanoscale field-effect transistors (FETs) due to their superior electrostatic control. However, classical scale length theory (SLT) does not incorporate the effect of channel extensions, which becomes crucial for thin channels (<10 nm) and short gate lengths. Here, we extend the classical SLT by introducing two boundary coupling parameters, which describe the impact of gate and drain biases on the source- and drain-channel junction potentials. Moreover, we introduce a general expression for the scale length specifically for low-D FETs. This extended SLT accurately describes electrostatic short-channel effects (SCEs) of low-D FETs, with <5% error in subthreshold slope over a wide range of parameters versus >2× error using the classical SLT. The extended SLT is based on three parameters (scale length, gate, and drain boundary coupling parameters) which can be extracted from potential profiles or FET transfer characteristics. In addition, the extended SLT uses analytical closed-form expressions that can be easily included in a compact model to facilitate design-technology co-optimization (DTCO) with low-D FETs to leverage the crucial role of their extensions.

**Index Terms**—2-D semiconductor, carbon nanotube (CNT), compact model, field-effect transistor (FET), low-dimensional (low-D), short-channel effects (SCEs).

## I. INTRODUCTION

THE classical scale length theory (SLT) [1]–[5] has facilitated the design of bulk 3-D semiconductor field-effect transistors (FETs) by introducing a single electrostatic scale length,  $\Lambda$ , which quantifies the distance that lateral electric fields penetrate into the FET channel [1]. Short-channel effects (SCEs), including drain-induced barrier lowering (DIBL), threshold voltage ( $V_t$ ) roll-off, and subthreshold swing (SS) degradation, can be predicted for arbitrary gate lengths ( $L_g$ ) using simple analytical expressions with  $L_g$  and  $\Lambda$  as the only parameters. Due to its accuracy and simplicity, the classical SLT has become ubiquitous in a device engineer's toolkit [4].

The electrostatic limitations of bulk 3-D-semiconductors have made low-dimensional (low-D) materials such as carbon nanotubes (CNTs) and 2-D materials promising channel materials for extremely scaled FETs for digital logic applications [6]–[10] because the intrinsically thin channels (~0.5–2 nm) enable excellent electrostatic control. Moreover, some low-D FETs [e.g., 1-D CNT FETs (CNFETs), 2-D FETs] also enable monolithic 3-D integration, due to the low temperature of fabrication [11], [12], bringing even larger benefits at the system level [13].

However, unlike their bulk 3-D counterparts, low-D FETs have depletion lengths in their extension regions that are comparable with  $\Lambda$  [14]–[16] due to the low dimensionality, as shown in Fig. 1(a). Consequently, the extension regions of low-D FETs partially sustain the potential drop between the channel and the source or drain, thereby improving the electrostatic control and reducing SCEs [6], [17]–[19]. However, classical SLT developed for bulk 3-D-semiconductor channels [1], [3] neglects this potential drop and, therefore, overestimates SCEs for low-D FETs. This limitation of the classical SLT precludes device engineers from realizing potential miniaturization opportunities and associated design and optimization of low-D FETs [see Fig. 1(b) and (c)]. For instance, a reduction of the extensions doping [17], [19] and the engineering of the spacer dielectric surrounding the source/drain extensions [20] lead only to a small improvement in the SCEs for bulk 3-D-semiconductors. However, the same techniques have a greater impact on low-D FETs SCEs, due

Manuscript received 7 May 2022; revised 7 July 2022; accepted 10 July 2022. Date of publication 20 July 2022; date of current version 23 August 2022. The work of Carlo Gilardi was supported in part by the Defense Advanced Research Projects Agency (DARPA) Three-Dimensional Monolithic System-on-a-Chip (3DSoc), in part by Microelectronics Co-Design Research Program at the US Department of Energy (DOE), in part by the National Science Foundation (NSF), and in part by Stanford SystemX Alliance. The work of Robert K. A. Bennett was supported in part by the Stanford Graduate Fellowship, in part by the Natural Sciences and Engineering Research Council of Canada, Postgraduate Scholarships–Doctoral (NSERC PGS–D) Programs, and in part by the Applications and Systems driven Center for Energy-Efficient Integrated NanoTechnologies (ASCENT), one of six centers in Joint University Microelectronics Program (JUMP). The review of this article was arranged by Editor D. Triyoso. (Corresponding author: Carlo Gilardi.)


Carlo Gilardi, Robert K. A. Bennett, Eric Pop, and H.-S. Philip Wong are with the Department of Electrical Engineering, Stanford University, Stanford, CA 94305 USA (e-mail: cgilardi@stanford.edu).

Youngki Yoon is with the Waterloo Institute for Nanotechnology (WIN), Waterloo, ON N2L 3G1, Canada, and also with the Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON N2L 3G1, Canada.


Subhasish Mitra is with the Department of Electrical Engineering and the Department of Computer Science, Stanford University, Stanford, CA 94305 USA.

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TED.2022.3190464>.

Digital Object Identifier 10.1109/TED.2022.3190464



**Fig. 1.** (a) Channel potential profiles for  $t_{ch} = 100$  nm and  $t_{ch} = 1$  nm and (b) schematic of a generic DG FET, with the definitions of the device regions and geometrical parameters.  $L_g$  is chosen to show the same  $L_g/\Lambda$  for both  $t_{ch}$ . The relative dielectric constants for spacer and oxide are  $\kappa_{spa}$  and  $\kappa_{ox}$ , respectively. (c) Low-D FET geometries considered in this work: 1-D GAA, 1-D DG, and 2-D DG. Unless otherwise noted, the 1-D DG width is equal to  $2t_{ox} + t_{ch}$ .



**Fig. 2.** (a) Minimum  $L_g/\Lambda$  ratio required to achieve  $SS = 80$  mV/dec versus channel thickness. This ratio was extracted with Sentaurus for a 2-D DG FET with  $t_{ox} = 2$  nm (black circles) and  $t_{ox} = 10$  nm (blue circles), extension doping =  $10^{20}$  cm<sup>-3</sup>, and  $\kappa_{ox} = \kappa_{spa} = 20$ . The red dashed line shows the ratio of  $L_g/\Lambda$  required to achieve the same SS according to classical SLT. (b) Transfer characteristics of 2-D DG FETs simulated with Sentaurus for  $t_{ch} = 1$  and 100 nm,  $t_{ox} = 3$  nm, and other parameters as in (a). For each case,  $L_g$  is chosen to have the same  $L_g/\Lambda$  ratio. Red line indicates the slope predicted by classical SLT.

to their reduced dimensionality, and thus represent additional knobs to improve the performance of low-D FETs.

As an example of SCE overestimation, we plot the value of  $L_g/\Lambda$  required to obtain  $SS = 80$  mV/dec in a 2-D double-gate (DG) FET, as predicted by Sentaurus [21], at various channel thicknesses ( $t_{ch}$ ) in Fig. 2(a). While the classical SLT predicts that  $L_g/\Lambda \approx 1.3$  should yield an  $SS = 80$  mV/dec regardless of  $t_{ch}$  (red dashed line), we observe that much smaller values of  $L_g/\Lambda$  yield this SS as  $t_{ch}$  decreases below 10 nm. The subthreshold current of small- $t_{ch}$  FETs (i.e., <10 nm) is likewise overestimated by classical SLT, as shown in Fig. 2(b).

This work is an extension of previous SLTs targeting low-D FETs (e.g., 2-D FETs [22], CNFETs [23]), because it simultaneously includes the impact of channel geometry, extension doping [18], [19], [24] and of the spacer dielectric constant [20], [25]. In our previous work [6], we introduced the boundary coupling parameters  $\alpha_G$  and  $\alpha_D$  and applied the theory to CNFETs. In contrast, here, we: 1) demonstrate that the extended SLT also works for 2-D FETs; 2) introduce a general expression for  $\Lambda$  in low-D FETs; and 3) introduce a new procedure to derive the boundary coupling parameters from potential profiles (similar to the conventional procedure used to extract the scale length  $\Lambda$  [22]) and from FET transfer characteristics.

The extended SLT abstracts the complexity of the specific device architecture to three physics-based parameters that uniquely determine electrostatic control and SCEs. Moreover, because the extended SLT is based on closed-form expressions, it is easily incorporated into compact models. The design space of low-D FETs, including both material selection and device architecture, makes such compact models crucial for enabling extensive design-technology co-optimization (DTCO) of emerging low-D FETs and projecting their benefits [6].

In Section II, after introducing the extended SLT and justifying the physical meaning of new coupling parameters, we describe a procedure to extract the extended SLT parameters, showing that the extended theory can accurately predict SCEs in low-D FETs. In Section III, we apply the extended SLT to 1-D and 2-D FETs and show the dependence of electrostatic control on device geometry, dimensionality, and technology parameters (such as extension doping and dielectric constants). Given their superior electrostatic control [6], [26]–[28], in this work, we consider three FET geometries: 1-D gate-all-around (GAA), 1-D DG-FETs, and 2-D DG-FETs [see Fig. 1(c)]. Finally, we conclude in Section IV with an outlook of how these findings will influence future designs of low-D FETs. Because the focus of this work is electrostatic control of the FET, we do not include the impact of direct source–drain tunneling [29] and band-to-band tunneling [30], [31]. However, we note that the extended SLT is representative of the analytical framework necessary to model band profiles, including the modeling of tunneling currents, as previously shown in [6]. As an additional example, the extended SLT can potentially be used in compact models for tunnel FETs [32] based on low-D materials, where the knowledge of the potential profile near the junction is crucial for the derivation of the tunneling currents.

## II. EXTENDED SLT

### A. Formalism

Fig. 1(b) shows the schematic of device structures considered in this work. Source and drain terminals are separated from the intrinsic channel by doped extensions with a step-like profile so that the gate electrode is aligned with the edge of the extension regions (i.e., the gate length  $L_g$  and channel length  $L_{ch}$  coincide). In this section, we focus on 2-D DG to derive the extended SLT formalism. However, the extended SLT parameters are derived in an identical fashion for other geometries (see Section III).

In classical SLT, the potential profile along the channel is expressed as [33]

$$\Psi(x, y) = V_{gs} + \sum_{n=0}^{\infty} \frac{b_n \sinh\left(\pi \frac{L_g - x}{\Lambda_n}\right) + c_n \sinh\left(\pi \frac{x}{\Lambda_n}\right)}{\sinh\left(\pi \frac{L_g}{\Lambda_n}\right)} \times \sin\left(\frac{\pi y}{\Lambda_n}\right) \quad (1)$$

where  $V_{gs}$  is the gate-to-source voltage, and  $\Lambda_n$  are different orders of the electrostatic scale length. For the sake of simplicity, compared with [33, eq. 1], we consider  $y = 0$  at the center of the channel. The coefficients  $b_n$  and  $c_n$  satisfy the boundary conditions at the junctions between the channel and the extensions. In classical SLT [1], [3], [5],  $b_n$  and  $c_n$  are derived by imposing a constant potential in the doped extensions, equal to  $\Psi_{bi}$  and  $\Psi_{bi} + V_{ds}$  for the source- and drain-side extensions, respectively, where  $\Psi_{bi}$  is the built-in potential [5] and  $V_{ds}$  is the drain-to-source bias. In low-D FETs, where the vanishing thickness of the channel makes the potential drop along  $y$ -direction negligible, (1) can be further simplified as [33]

$$\Psi(x) = V_{gs} + \frac{b_1 \sinh\left(\pi \frac{L_g - x}{\Lambda}\right)}{\sinh\left(\pi \frac{L_g}{\Lambda}\right)} + \frac{c_1 \sinh\left(\pi \frac{x}{\Lambda}\right)}{\sinh\left(\pi \frac{L_g}{\Lambda}\right)} \quad (2)$$

$$b_1 = \Psi_{bi} - V_{gs} \quad (3)$$

$$c_1 = \Psi_{bi} + V_{ds} - V_{gs}. \quad (4)$$

While the assumption of constant potential in the extensions is appropriate for bulk 3-D-semiconductors FETs, low-D FETs are characterized by relatively large depletion lengths in their source and drain extensions, violating this assumption [see Fig. 1(a)] and, in turn, rendering classical SLT inappropriate for low-D FETs with doped extensions. Here, we aim to extend the classical SLT to low-D FETs by deriving an equation similar to (2) without imposing constant potentials throughout the source- and drain-side extensions.

To discern the role of extensions, we begin by modeling the potential near the junction as a piecewise function, similar to the derivation of [17] and [18]. Considering the potential at the source junction (i.e.,  $x = 0$ ) and for  $L_g \gg \Lambda$ , (2) can be simplified by noting that

$$\lim_{\Lambda/L_g \rightarrow 0} \frac{b_1 \sinh\left(\pi \frac{L_g - x}{\Lambda}\right)}{\sinh\left(\pi \frac{L_g}{\Lambda}\right)} \Bigg|_{x=0^+} = b_1 \exp\left(-\frac{\pi x}{\Lambda}\right) \quad (5)$$

$$\lim_{\Lambda/L_g \rightarrow 0} \frac{c_1 \sinh\left(\pi \frac{x}{\Lambda}\right)}{\sinh\left(\pi \frac{L_g}{\Lambda}\right)} \Bigg|_{x=0^+} = 0. \quad (6)$$

Therefore

$$\Psi(x) = V_{gs} + b_1 \exp\left(-\frac{\pi x}{\Lambda}\right) \quad x > 0. \quad (7)$$

We express the potential on the source side of the junction as

$$\Psi(x) = g(x) \quad x \leq 0 \quad (8)$$

where  $g(x)$  is a generic function that describes the potential drop in the extension. While general expressions for  $g(x)$  can




Fig. 3. Piecewise function used to model the potential near the junction between channel and extension and definitions of key modeling parameters used to derive the extended SLT.

be complex [15], [34], a simple model for SCEs can be derived from the following equation, which is valid at  $x = 0$ :

$$\Psi_{bi} = -g'(0)\Gamma + g(0) \quad (9)$$

where  $\Gamma$  represents an effective depletion length, defined as the intercept between the prolongation of the derivative in  $x = 0$  and  $\Psi(x) = \Psi_{bi}$  (see Fig. 3). In principle,  $\Gamma$  in (9) is a function of  $V_{gs}$ ,  $V_{ds}$ , and  $\Psi_{bi}$ . However, for the sake of simplicity, we keep only the 0<sup>th</sup> order and consider two fixed values for the source and drain extensions ( $\Gamma_s$  and  $\Gamma_d$ , respectively). As we will demonstrate shortly, this approximation sufficiently captures the electrostatic behavior of low-D FETs. The assumption of constant  $\Gamma$  is furthermore justified by noting that the charge in the depletion tails of low-D junctions has a negligible impact on the potential and electric field near the junction [34]. Next, we impose continuity of the electrostatic potential and electric field at the source junction (see Fig. 3)

$$g(0) = \Psi(0) = V_{gs} + b_1 \quad (10)$$

$$g'(0) = \Psi'(0) = -\frac{\pi b_1}{\Lambda}. \quad (11)$$

Equations (9)–(11) can be solved to find

$$\Psi(0) = \Psi_{j,s} = \frac{\pi \Gamma_s}{\Lambda + \pi \Gamma_s} V_{gs} + \frac{\Lambda}{\Lambda + \pi \Gamma_s} \Psi_{bi} \quad (12)$$

which shows how the total potential difference  $V_{gs} + \Psi_{bi}$  is partitioned between the extension and the channel. The above derivation can be repeated at the drain side to arrive at a similar expression for the drain junction potential

$$\Psi(L_g) = \Psi_{j,d} = \frac{\pi \Gamma_s}{\Lambda + \pi \Gamma_s} V_{gs} + \frac{\Lambda}{\Lambda + \pi \Gamma_s} \Psi_{bi} + \frac{\Lambda}{\Lambda + \pi \Gamma_d} V_{ds}. \quad (13)$$

Equations (12) and (13) represent a more generalized form of the boundary conditions used in classical SLT.

If  $\Lambda \gg \pi \Gamma_s$  and  $\pi \Gamma_d$ , then  $\Psi_{j,s} = \Psi_{bi}$  and  $\Psi_{j,d} = \Psi_{bi} + V_{ds}$ , restoring the classical SLT assumption. However, if  $\Lambda \sim \pi \Gamma_s$  or  $\pi \Gamma_d$  (as is the case of low-D FETs [15], [16]), this simple model captures the effect of the finite depletion length, thus extending classical SLT to low-D FETs.

The boundary coupling parameters introduced in [6], which describe how  $\Psi_{j,s}$  and  $\Psi_{j,d}$  respond to the applied gate and drain voltages, can be derived from (12) and (13) as

$$\alpha_G = 1 - \frac{\partial \Psi_{j,s}}{\partial V_{gs}} = \frac{\Lambda}{\Lambda + \pi \Gamma_s} \quad (14)$$

$$\alpha_D = \frac{\partial \Psi_{j,d}}{\partial V_{ds}} = \frac{\Lambda}{\Lambda + \pi \Gamma_d}. \quad (15)$$

With these definitions, we express the potential profile in the gate region as

$$\Psi(x) = V_{gs} + \frac{(-\alpha_G V_{gs} + \alpha_G \Psi_{bi}) \sinh\left(\pi \frac{L_g - x}{\Lambda}\right)}{\sinh\left(\pi \frac{L_g}{\Lambda}\right)} + \frac{(-\alpha_G V_{gs} + \alpha_G \Psi_{bi} + \alpha_D V_{ds}) \sinh\left(\pi \frac{x}{\Lambda}\right)}{\sinh\left(\pi \frac{L_g}{\Lambda}\right)}. \quad (16)$$

Given the definitions in (14) and (15),  $\alpha_G \sim \alpha_D \sim 1$  for bulk 3-D-semiconductor FETs ( $\Lambda \gg \Gamma$ ) and (16) becomes identical to the classical expression (2)–(4). However, in the general case,  $\alpha_G$  and  $\alpha_D$  are in the range of 0–1, incorporating the finite depletion length into the theory. Here, we note that the definition of  $\Lambda$  in the extended SLT is unchanged from that of classical SLT. However, we emphasize that  $\Lambda$  cannot univocally describe the electrostatics of low-D FETs because two low-D FETs might have equal  $\Lambda$  and different SCEs. These new parameters are thus crucial for predicting SCEs in low-D FETs.

### B. Extended SLT Parameters Extraction Procedure

The extended SLT parameters ( $\Lambda$ ,  $\alpha_G$ , and  $\alpha_D$ ) can be extracted from potential profiles along the channel at different gate lengths and bias conditions (see Fig. 4). After simulating surface potential profiles for a device architecture of interest at various gate lengths [see Fig. 4(a)], we calculate  $\Lambda$  by plotting the change in the minimum of the potential  $\Psi$  as a function of  $L_g$  (as in [22]). For a small  $V_{ds}$ , the potential minimum is approximately at the center of the channel. Therefore


$$\begin{aligned} \Delta\Psi(L_g) &= |\Psi_{\min, L_g=\infty} - \Psi_{\min, L_g}| \\ &= (2\alpha_G \Psi_{bi} - 2\alpha_G V_{gs} + \alpha_D V_{ds}) \frac{\sinh\left(\pi \frac{L_g}{2\Lambda}\right)}{\sinh\left(\pi \frac{L_g}{\Lambda}\right)}. \end{aligned} \quad (17)$$

In the limit  $L_g \gg \Lambda$

$$\ln(\Delta\Psi(L_g)) = \ln(f) - \pi \frac{L_g}{2\Lambda} \quad (18)$$

$$f = 2\alpha_G \Psi_{bi} - 2\alpha_G V_{gs} + \alpha_D V_{ds}. \quad (19)$$


Thus,  $\Lambda$  can be extracted from the slope of the linear fit of (18), as shown in Fig. 4(b). As  $\alpha_G$  and  $\alpha_D$  both appear in the intercept of (18), these parameters are likewise extracted by plotting  $f$  [defined in (19)] as functions of  $V_{gs}$  (with  $V_{ds} = 0$ ) and  $V_{ds}$  (with  $V_{gs} = 0$ ), respectively, and finding the slopes of the linear fits, as shown in Fig. 4(c) and (d) (note the factor 1/2 in the derivation of  $\alpha_G$ ). Here, we note that the linearity of the relation between  $f$  and the applied bias confirms that the 0<sup>th</sup> order of  $\Gamma$  sufficiently captures the electrostatic behavior



**Fig. 4.** Procedure used to extract extended SLT parameters. First, (a)  $\Delta\Psi$  is measured at various  $L_g$  values for different  $V_{gs}$  and  $V_{ds}$  (e.g.,  $V_{gs} = 0$  V,  $V_{ds} = 0.4$  V,  $L_g$  from 30 to 3 nm). Next, (b) we plot  $\ln(\Delta\Psi)$  versus  $L_g$  and perform linear regression to find  $\Lambda$  using the inset equation. The intercept of this linear fit is defined as  $\ln(f)$ . Finally, we plot (c)  $f$  versus  $V_{gs}$  ( $V_{ds} = 0$ ) and (d)  $f$  versus  $V_{ds}$  ( $V_{gs} = 0$ ) and then perform similar linear fits to find  $\alpha_G$  and  $\alpha_D$ . For this example, we simulated a 2-D DG Si FET with Sentaurus ( $t_{ox} = 3$  nm, extension doping  $10^{20}$  cm<sup>-3</sup>). Extended SLT parameters can also be derived from (e) transfer characteristics by extracting  $\Delta\Psi_{eff}$  from  $L_g I_d / L_{ref} I_{ref}$ . The transfer characteristics are simulated with Sentaurus with the same parameters as in (a) for  $t_{ch} = 1$  nm. The long-channel reference is  $L_{ref} = 1$   $\mu$ m, while  $L_g$  is swept from 15 to 3 nm. (f) Comparison between  $\Delta\Psi$  and  $\Delta\Psi_{eff}$  versus  $L_g$  with  $\Lambda_{eff} = 1$  nm and effective  $\alpha_G$  for  $t_{ch} = 1$  nm (red) and  $t_{ch} = 3$  nm (blue) in the inset.

of low-D FETs. Finally, even though not necessary to derive SCEs, the effective value of  $\Psi_{bi}$  is found in a similar way from the limit of  $f$  for  $V_{gs}$  that tends to zero (assuming  $V_{ds} = 0$ ).

An approximation of the extended SLT parameters can be derived from FET  $I_d$ - $V_{gs}$  transfer characteristics. A rigorous expression for the leakage current as a function of potential profile can be complex and involves numerical integrals. This is because, as noted in [33], the current continuity equation leads to a shift in the electron quasi Fermi level along the channel, making an analytical solution difficult to attain. As a result, the potential profile minimum  $\Psi_{\min}$ , relative to the Fermi level in the source, overestimates the actual potential barrier.



**Fig. 5.** (a) Potential profile of 2-D DG FETs as measured by Sentaurus (solid red) and as predicted by (16) (dashed black) using  $\alpha_G$  and  $\alpha_D$  extracted according to the procedure in Fig. 4. (b) SS and (c) DIBL versus  $L_g/\Lambda$  as measured by Sentaurus (circles) and as predicted using (22) and (23) (solid lines). SS is extracted averaging the slopes of the transfer curves over 3 orders of magnitude of current; DIBL is extracted at  $V_{gs} = 0$ . The dashed lines in (b) and (c) show the corresponding quantity as predicted by classical SLT. (d)  $V_t$  roll-off as measured with Sentaurus (using maximum transconductance method). Parameters used are highlighted in Fig. 4.

However, approximate values for extended SLT parameters can still be analytically derived by considering an effective barrier height  $\Psi_{\text{eff}}$ . Considering diffusive transport, the leakage current is

$$I_d = \frac{\beta}{L_g} \exp\left(-\frac{q\Psi_{\text{eff}}(L_g, V_{gs}, V_{ds})}{k_B T}\right) \left(1 - \exp\left(-\frac{qV_{ds}}{k_B T}\right)\right) \quad (20)$$

where  $\beta$  is a prefactor independent of  $L_g$  and biasing conditions. In case of quasi-ballistic transport, (20) should be adapted considering  $L_g$ -dependent apparent mobility [35]. For  $qV_{ds} \gg k_B T$ , (20) leads to

$$\Delta\Psi_{\text{eff}}(L_g, V_{gs}, V_{ds}) = \frac{k_B T}{q} \ln\left(\frac{L_g I_d(L_g, V_{gs}, V_{ds})}{L_{\text{ref}} I_{\text{ref}}(V_{gs}, V_{ds})}\right) \quad (21)$$

where  $I_{\text{ref}}$  is the long-channel drain current at specific  $V_{gs}$  and  $V_{ds}$  [see Fig. 4(e)],  $L_{\text{ref}}$  is the reference long-channel length, and  $\Delta\Psi_{\text{eff}}$  is the change of the effective potential barrier between the long-channel device and the device with  $L_g$ . The extended SLT parameters can then be derived following the procedure outlined in Fig. 4(b)–(d). Fig. 4(f) shows that, despite the introduction of an effective barrier height, the extended SLT parameters are in good agreement with those extracted from the potential profiles, with discrepancies in  $\Lambda$ ,  $\alpha_G$ , and  $\alpha_D < 8\%$  using parameters in Fig. 4.

### C. Short-Channel Effects

Fig. 5(a) shows good agreement between the model and the profile simulated with Sentaurus for a 2-D DG FET,

accurately reproducing the potential near the boundary conditions (i.e., the junction potentials) and at the minimum of the barrier. In this section, we leverage the extended SLT to analytically derive equations to predict SCEs in low-D FETs.

The SS quantifies the control of the gate over the channel. Without considering the impact of interface traps (which can be added subsequently), SS approaches  $\sim 60$  mV/dec for a long-channel device (i.e.,  $L_g \gg \Lambda$ ) due to the small body thickness in low-D FETs [33]. As the gate length is reduced, the impact of source and drain fringe fields decreases the coupling between the gate and the channel, leading to an increase in SS. Assuming  $L_g \gg \Lambda$  and in the limit of small  $V_{ds}$ , we derive SS from (11) as

$$SS = \frac{\ln(10)k_B T}{q} \left(\lim_{V_{ds} \rightarrow 0} \frac{\partial \Psi_{\text{min}}}{\partial V_{gs}}\right)^{-1} = \frac{\ln(10)(k_B T)/q}{1 - 2\alpha_G \exp\left(-\pi \frac{L_g}{2\Lambda}\right)}. \quad (22)$$

The reduction of the potential barrier as a function of  $V_{ds}$  is known as DIBL. Under the same assumptions

$$\text{DIBL} = \lim_{V_{ds} \rightarrow 0} \frac{\partial \Psi_{\text{min}}}{\partial V_{ds}} = \alpha_D \exp\left(-\pi \frac{L_g}{2\Lambda}\right). \quad (23)$$

Therefore, unlike bulk 3D-semiconductor FETs, whose SS and DIBL depend only on  $L_g/\Lambda$ , the SS and DIBL of low-D FETs are influenced by finite depletion lengths and hence also depend on  $\alpha_G$  and  $\alpha_D$ . On the contrary, we note that the  $V_t$  roll-off is invariant to  $\alpha_G$  and  $\alpha_D$  since the junction potentials are constant as  $L_g$  is reduced and, hence, the coupling parameters do not affect the roll-off. Accordingly,  $V_t$  roll-off of low-D FETs can still be described solely based on the  $L_g/\Lambda$  ratio [see Fig. 5(d)], just as is the case with bulk 3-D-semiconductors FETs. Therefore, low-D FETs can simultaneously show significant  $V_t$  roll-offs and yet have small DIBL (if  $\alpha_D \sim 0$ ) or small SS deterioration (if  $\alpha_G \sim 0$ ), unlike bulk 3-D-semiconductors FETs, whose SS, DIBL, and  $V_t$  roll-offs are all inherently coupled.


### III. FET DESIGN IMPACT ON EXTENDED SLT PARAMETERS

Next, we apply the extended SLT to low-D FET geometries including 1-D GAA FETs, 1-D DG FETs, and 2-D DG FETs [cross sections in Fig. 1(c)]. We extract the extended SLT parameters from potential profiles simulated using both Sentaurus and Non-Equilibrium Green's Function (NEGF) simulators and compare SCEs predicted by the model to simulated SCEs. While NEGF intrinsically considers quantum effects, we do not include quantum corrections in Sentaurus. However, as demonstrated shortly, the extended theory accurately reproduces SCEs predicted from both Sentaurus and NEGF, suggesting that scale length and boundary coupling coefficients are dictated mainly by electrostatics.

When simulating with Sentaurus, we use generic materials with parameters in Table I. When simulating with NEGF, we use CNTs for 1-D FETs [36], and monolayer black phosphorous (BP) and monolayer HfS<sub>2</sub> for 2-D FETs (using in-house code [20], [37]). We consider equal  $t_{\text{ch}}$  and  $\kappa_{\text{ch}}$  for 2-D FETs (see Table I) to highlight the role of the different density of states (DOS). Although extended SLT can be applied to single gate (SG) FETs [6] by introducing

**TABLE I**  
PARAMETER SPACE ANALYZED IN FIG. 6. THE CHIRALITIES  
CORRESPONDING TO CNTs WITH  $t_{ch} = 1, 1.35$  nm  
ARE (13, 0) AND (17, 0), RESPECTIVELY

Parameters	Sentaurus	CNT NEGF	BP/HfS <sub>2</sub> NEGF
$t_{ch}$ (nm)	0.5, 1, 2	1, 1.35	0.524
$t_{ox}$ (nm)	2, 4, 6, 8	2, 3, 4, 5	2, 3, 4, 5
$\kappa_{ch}$	4, 8, 12	6.9	15.8
$\kappa_{ox}$	10, 15, 20	20	20



**Fig. 6.** Scale length  $\Lambda$  for (a) 2-D DG and (b) 1-D GAA and 1-D DG. Circles and squares/triangles represent values extracted from Sentaurus TCAD and NEGF, respectively, showing agreement between the solvers. Parameters used are highlighted in Table I.

an  $L_g$ -dependent  $\Lambda$  [38], we leave this application to future studies.

### A. Scale Length

We extract  $\Lambda$  for three geometries [see Fig. 1(c)] with different combinations of  $t_{ch}$ ,  $t_{ox}$ ,  $\kappa_{ox}$ , and  $\kappa_{spa}$  across all combinations of variables shown in Table I (see Fig. 6).

A general expression for  $\Lambda$  in low-D FETs is

$$\Lambda_{\text{low-D}} = \pi \frac{[(\kappa_{ch}/\kappa_{ox})^\gamma] t_{ch} + 2t_{ox}}{A} \quad (24)$$

where  $A$  is a geometry-dependent coefficient and  $\gamma$  is a corrective factor that accounts for the different cross-sectional areas (normal to the source-to-drain direction) of planar (i.e., 2-D) and cylindrical (i.e., 1-D) channels

$$\gamma_{2-D} = 1, \quad \gamma_{1-D} = \left( \frac{\text{Area}_{ch}^{1-D}}{\text{Area}_{ch}^{1-D} + \text{Area}_{ox}^{1-D}} \right) \bigg/ \left( \frac{\text{Area}_{ch}^{2-D}}{\text{Area}_{ch}^{2-D} + \text{Area}_{ox}^{2-D}} \right) \quad (25)$$

where  $\text{Area}_{ch}$  and  $\text{Area}_{ox}$  are the cross-sectional areas (normal to the source-to-drain direction) of channel and gate oxide, respectively.

Empirically, we find that for 1-D GAA, 1-D DG, and 2-D DG FETs,  $A = 4.81$  (in agreement with [23]), 3.23, and 3.13 (close to the value proposed in [22]). We note that a higher  $A$  implies a smaller  $\Lambda$  and thus a stronger electrostatic control.

Critically, the concept of equivalent oxide thickness (EOT) is not applicable to low-D FETs, as  $\Lambda$  depends primarily on the physical thickness of the gate oxide  $t_{ox}$ , while the dielectric constants play only a minor role (also noted in [22]).

This arises from the vanishing channel thickness; because only a small part of the source and drain fringe fields passes through the channel, the ratio between channel and oxide dielectric constants has minimal impact. The dielectric constant ratio is even less important in 1-D FETs, since the cross-sectional area of the channel is a smaller part of the total area due to the cylindrical channel geometry [see Fig. 1(c)]. As mentioned earlier, this effect is captured by  $\gamma$ . For 1-D GAA and DG,  $\gamma$  is given by, respectively,

$$\gamma_{1-D}^{\text{GAA}} = \frac{t_{ch}}{t_{ch} + 2t_{ox}}, \quad \gamma_{1-D}^{\text{DG}} = \frac{\pi}{4} \frac{t_{ch}}{t_{ch} + 2t_{ox}} \quad (26)$$

where the width of 1-D DG is  $t_{ch} + 2t_{ox}$  [see Fig. 1(c)]. In this case, if  $\gamma$  tends to zero (as in 1-D with  $t_{ox} \gg t_{ch}$ ), the dielectric constant ratio can be ignored altogether.

### B. Boundary Coupling Parameters


Low-D FETs exhibit numerous tradeoffs between device geometry, extension doping, and dielectric constants. These tradeoffs are not present in bulk 3-D-semiconductor FETs and are likewise not captured by  $\Lambda$  [6]. We show that extended SLT and the new boundary coupling coefficients capture these effects (see Fig. 7) and, therefore, play a crucial role in the DTCO of low-D FETs (e.g., [6]).

We begin by considering  $\alpha_G$  and  $\alpha_D$  as functions of the extension doping concentrations in Fig. 7(a) for 1-D GAA, 1-D DG, and 2-D DG FETs. In order to capture only the impact of the different geometries, we consider the same channel material (Si, results obtained with Sentaurus). Regardless of the geometry,  $\alpha_G$  and  $\alpha_D$  increase as the extension doping increases. This behavior can be understood based on the definitions of  $\alpha_G$  and  $\alpha_D$  in (14) and (15), as  $\Gamma$  is known to decrease as doping increases [15], whereas  $\Lambda$  is unaffected by doping [6]. Moreover, as the dimensionality of the device goes from 3-D to 2-D and 1-D, the depletion length increases [15], leading to a decrease in the boundary coupling parameters. Given the qualitatively similar trends of  $\alpha_G$  and  $\alpha_D$ , we further simplify the discussion by only considering  $\alpha_G$  for the remainder of this section (DIBL is shown in Fig. 7(f) for all the cases reported).

Next, we consider how  $\alpha_G$  is influenced by the dielectric environment of low-D FETs. We plot  $\alpha_G$  as a function of  $\kappa_{spa}$  (with fixed  $\kappa_{ox}$ ) for different levels of doping in Fig. 7(b) for 1-D GAA CNFET. For higher doping, a high  $\kappa_{spa}$  increases the depletion in the extensions, reducing  $\alpha_G$ . However, for low doping, where the depletion is already relatively long, the electrostatics is independent of the spacer relative dielectric constant.

The FET width also affects the electrostatics in 1-D DG. Indeed, a wider gate increases the fringe fields terminating in the 1-D extension, leading to an increase in the depletion and resulting in a decrease in  $\alpha_G$  [see Fig. 7(c)].

Next, we consider whether the semiconductor material itself influences the extended SLT coupling parameters. We compare  $\alpha_G$  for 2-D DG FETs with BP and HfS<sub>2</sub> channels because their electron DOS effective masses encompass those of other 2-D materials of interest (e.g., MoS<sub>2</sub> and WS<sub>2</sub> [39]). As shown in Fig. 7(d), the influence of a material's DOS on the coupling



**Fig. 7.** (a)  $\alpha_G$  and  $\alpha_D$  versus extension doping for the low-D FET geometries shown in Fig. 1(c) for  $\kappa_{ox} = \kappa_{spa} = 20$  for Si FET ( $\kappa_{ch} = 11.7$ ,  $t_{ox} = 2$  nm), extracted with Sentaurus. (b)  $\alpha_G$  versus  $\kappa_{spa}$  for 1-D GAA (fixed  $\kappa_{ox} = 20$ ) for three levels of extension doping (expressed in linear units), extracted with NEGF. (c)  $\alpha_G$  versus device width for 1-D DG FET for  $\kappa_{ox} = \kappa_{spa} = 20$ , extracted with NEGF (fixed doping =  $1.0 \text{ nm}^{-1}$ ). (d)  $\alpha_G$  versus extension doping (expressed in areal units) for 2-D DG FETs using both BP and  $\text{HfS}_2$  for  $\kappa_{ox} = \kappa_{spa} = 5$  and  $20$ , extracted with NEGF. (e) and (f) Comparison between SS and DIBL, respectively, for all cases considered in (a)–(d) (circles for Sentaurus, squares for NEGF). To avoid issues due to tunneling with the extraction of SS and DIBL from the transfer characteristics, we used the definitions based on the band profiles in (22) and (23).

parameters is negligible for a wide range of doping and relative dielectric constants.

Furthermore, boundary coupling parameters decrease as  $t_{ch}$  is reduced, as shown in Figs. 4(c) and (d). The extended SLT can therefore be applied to model the enhanced electrostatic control arising in bulk 3-D-semiconductor materials with few-nm-thin channels. For example, while not considered in this work, extended SLT might be applied to study the trade-off between electrostatic control and charge density in thin amorphous oxide materials, which are promising candidates for few-nm-thin channels [40], [41].

Finally, Fig. 7(e) and (f) shows the comparison between the model prediction and simulated values for SS and DIBL, respectively, for the cases in Fig. 7(a)–(d). The extended SLT has an average error  $<0.2\%$  for SS (maximum error  $<5\%$ ) and  $<0.5 \text{ mV/V}$  for DIBL (maximum error  $<6.5 \text{ mV/V}$ ).

#### IV. CONCLUSION

We extended the SLT to low-D FETs (e.g., 1-D and 2-D semiconductors) by including the impact of extensions on the channel's electrostatics. The extended SLT, based on three parameters, is fully analytical and accurately reproduces the channel potential and SCEs in low-D FETs. We provided a procedure to extract the new extended SLT parameters from potential profiles or FET transfer characteristics. The understanding gained from the boundary coupling parameters offers new opportunities to engineer low-D FETs. For example, SCEs are reduced by decreasing the extension doping or increasing the spacer dielectric constant. As a result, the extended SLT can be used in combination with DTCO to provide a path toward the introduction of low-D FETs in future technology nodes.

#### ACKNOWLEDGMENT

Computing resources were provided in part by Compute Canada.

#### REFERENCES

- [1] T. N. Nguyen, "Small-geometry MOS transistors: Physics and modeling of surface- and buried-channel MOSFETs," Ph.D. thesis, Dept. Elect. Eng., Stanford Univ., Stanford, U.K., 1984.
- [2] R.-H. Yan, A. Ourmazd, and K. F. Lee, "Scaling the Si MOSFET: From bulk to SOI to bulk." *IEEE Trans. Electron Devices*, vol. 39, no. 7, pp. 1704–1710, Jul. 1992, doi: [10.1109/16.141237](https://doi.org/10.1109/16.141237).
- [3] D. J. Frank, Y. Taur, and H.-S. P. Wong, "Generalized scale length for two-dimensional effects in MOSFETs," *IEEE Electron Device Lett.*, vol. 19, no. 10, pp. 385–387, Oct. 1998, doi: [10.1109/55.720194](https://doi.org/10.1109/55.720194).
- [4] Q. Xie, J. Xu, and Y. Taur, "Review and critique of analytic models of MOSFET short-channel effects in subthreshold," *IEEE Trans. Electron Devices*, vol. 59, no. 6, pp. 1569–1579, Jun. 2012, doi: [10.1109/TED.2012.2191556](https://doi.org/10.1109/TED.2012.2191556).
- [5] Y. Taur and T. H. Ning, *Fundamentals of Modern VLSI Devices*. Cambridge, U.K.: Cambridge Univ. Press, Aug. 2009.
- [6] C. Gilardi *et al.*, "Extended scale length theory targeting low-dimensional FETs for carbon nanotube FET digital logic design-technology co-optimization," in *IEDM Tech. Dig.*, Dec. 2021, pp. 27.3.1–27.3.4, doi: [10.1109/IEDM19574.2021.9720672](https://doi.org/10.1109/IEDM19574.2021.9720672).
- [7] C. D. English, K. K. H. Smithe, R. L. Xu, and E. Pop, "Approaching ballistic transport in monolayer  $\text{MoS}_2$  transistors with self-aligned 10 nm top gates," in *IEDM Tech. Dig.*, Dec. 2016, pp. 5.6.1–5.6.4, doi: [10.1109/IEDM.2016.7838355](https://doi.org/10.1109/IEDM.2016.7838355).
- [8] G. J. Brady, A. J. Way, N. S. Safron, H. T. Evensen, P. Gopalan, and M. S. Arnold, "Quasi-ballistic carbon nanotube array transistors with current density exceeding Si and GaAs," *Sci. Adv.*, vol. 2, no. 9, Sep. 2016, Art. no. e1601240, doi: [10.1126/SCIADV.1601240](https://doi.org/10.1126/SCIADV.1601240).
- [9] G. Hills *et al.*, "Understanding energy efficiency benefits of carbon nanotube field-effect transistors for digital VLSI," *IEEE Trans. Nanotechnol.*, vol. 17, no. 6, pp. 1259–1269, Nov. 2018, doi: [10.1109/TNANO.2018.2871841](https://doi.org/10.1109/TNANO.2018.2871841).
- [10] C. Qiu, Z. Zhang, M. Xiao, Y. Yang, D. Zhong, and L.-M. Peng, "Scaling carbon nanotube complementary transistors to 5-nm gate lengths," *Science*, vol. 355, no. 6322, pp. 271–276, 2017, doi: [10.1126/science.aaj1628](https://doi.org/10.1126/science.aaj1628).

- [11] T. Srimani *et al.*, “Heterogeneous integration of BEOL logic and memory in a commercial foundry: Multi-tier complementary carbon nanotube logic and resistive RAM at a 130 nm node,” in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2020, pp. 1–2, doi: [10.1109/VLSITechnology18217.2020.9265083](https://doi.org/10.1109/VLSITechnology18217.2020.9265083).
- [12] A. Tang, A. Kumar, M. Jaikissoon, K. Saraswat, H.-S.-P. Wong, and E. Pop, “Toward low-temperature solid-source synthesis of monolayer MoS<sub>2</sub>,” *ACS Appl. Mater. Interface*, vol. 13, no. 35, pp. 41866–41874, Sep. 2021, doi: [10.1021/ACSAMI.1C06812](https://doi.org/10.1021/ACSAMI.1C06812).
- [13] M. M. S. Aly *et al.*, “Energy-efficient abundant-data computing: The N3XT 1,000 x,” *Computer*, vol. 48, no. 12, pp. 24–33, Dec. 2015, doi: [10.1109/MC.2015.376](https://doi.org/10.1109/MC.2015.376).
- [14] F. Léonard and J. Tersoff, “Novel length scales in nanotube devices,” *Phys. Rev. Lett.*, vol. 83, no. 24, pp. 5174–5177, Dec. 1999, doi: [10.1103/PhysRevLett.83.5174](https://doi.org/10.1103/PhysRevLett.83.5174).
- [15] H. Ilatikhameneh, T. Ameen, F. Chen, H. Sahasrabudhe, G. Klimeck, and R. Rahman, “Dramatic impact of dimensionality on the electrostatics of P-N junctions and its sensing and switching applications,” *IEEE Trans. Nanotechnol.*, vol. 17, no. 2, pp. 293–298, Jan. 2018, doi: [10.1109/TNANO.2018.2799960](https://doi.org/10.1109/TNANO.2018.2799960).
- [16] A. R. Bechhofer, A. Ueda, A. Nipane, and J. T. Teherani, “The 2D Debye length: An analytical study of weak charge screening in 2D semiconductors,” *J. Appl. Phys.*, vol. 129, no. 2, Jan. 2021, Art. no. 024301, doi: [10.1063/5.0032541](https://doi.org/10.1063/5.0032541).
- [17] T. Dutta, Q. Raffay, G. Pananakakis, and G. Ghibaudo, “Modeling of the impact of source/drain regions on short channel effects in MOSFETs,” in *Proc. 14th Int. Conf. Ultimate Integr. Silicon (ULIS)*, Mar. 2013, pp. 69–72, doi: [10.1109/ULIS.2013.6523493](https://doi.org/10.1109/ULIS.2013.6523493).
- [18] G. Hibtol *et al.*, “Accurate boundary condition for short-channel effect compact modeling in MOS devices,” *IEEE Trans. Electron Devices*, vol. 62, no. 1, pp. 28–35, Jan. 2015, doi: [10.1109/TEDE.2014.2368395](https://doi.org/10.1109/TEDE.2014.2368395).
- [19] H.-H. Lin and Y. Taur, “Effect of source–drain doping on sub-threshold characteristics of short-channel DG MOSFETs,” *IEEE Trans. Electron Devices*, vol. 64, no. 12, pp. 4856–4860, Dec. 2017, doi: [10.1109/TEDE.2017.2766920](https://doi.org/10.1109/TEDE.2017.2766920).
- [20] R. K. A. Bennett, D. Yin, and Y. Yoon, “Assessing the role of a semiconductor’s anisotropic permittivity in hafnium disulfide monolayer field-effect transistors,” *IEEE Trans. Electron Devices*, vol. 67, no. 6, pp. 2607–2613, Jun. 2020, doi: [10.1109/TEDE.2020.2985023](https://doi.org/10.1109/TEDE.2020.2985023).
- [21] Synopsys *Sentaurus TCAD*, Synopsys, Inc., Mountain View, CA, USA, 2020.
- [22] S. V. Suryavanshi, C. D. English, H.-S. P. Wong, and E. Pop, “Scaling theory of two-dimensional field effect transistors,” 2021, *arXiv:2105.10791*.
- [23] C.-S. Lee, E. Pop, A. D. Franklin, W. Haensch, and H.-S.-P. Wong, “A compact virtual-source model for carbon nanotube FETs in the sub-10-nm regime—Part I: Intrinsic elements,” *IEEE Trans. Electron Devices*, vol. 62, no. 9, pp. 3061–3069, Sep. 2015, doi: [10.1109/TEDE.2015.2457453](https://doi.org/10.1109/TEDE.2015.2457453).
- [24] A. Pacheco-Sanchez *et al.*, “Feasible device architectures for ultrascaled CNTFETs,” *IEEE Trans. Nanotechnol.*, vol. 17, no. 1, pp. 100–107, Jan. 2018, doi: [10.1109/TNANO.2017.2774605](https://doi.org/10.1109/TNANO.2017.2774605).
- [25] R. Grassi, S. Poli, S. Reggiani, E. Gnani, A. Gnudi, and G. Baccarani, “Phonon-scattering effects in CNT-FETs with different dimensions and dielectric materials,” *Solid-State Electron.*, vol. 52, no. 9, pp. 1329–1335, Sep. 2008, doi: [10.1016/j.sse.2008.04.010](https://doi.org/10.1016/j.sse.2008.04.010).
- [26] C. P. Auth and J. D. Plummer, “Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFETs,” *IEEE Electron Device Lett.*, vol. 18, no. 2, pp. 74–76, Feb. 1997, doi: [10.1109/55.553049](https://doi.org/10.1109/55.553049).
- [27] S.-H. Oh, D. Monroe, and J. M. Hergenrother, “Analytic description of short-channel effects in fully-depleted double-gate and cylindrical, surrounding-gate MOSFETs,” *IEEE Electron Device Lett.*, vol. 21, no. 9, pp. 445–447, Sep. 2000, doi: [10.1109/55.863106](https://doi.org/10.1109/55.863106).
- [28] Z. Ahmed *et al.*, “Introducing 2D-FETs in device scaling roadmap using DTCO,” in *IEDM Tech. Dig.*, Dec. 2020, pp. 22.5.1–22.5.4, doi: [10.1109/IEDM13553.2020.9371906](https://doi.org/10.1109/IEDM13553.2020.9371906).
- [29] A. Pan and C. O. Chui, “Modeling source-drain tunneling in ultimately scaled III–V transistors,” *Appl. Phys. Lett.*, vol. 106, no. 24, pp. 243505-1–243505-5, Jun. 2015, doi: [10.1063/1.4922840](https://doi.org/10.1063/1.4922840).
- [30] J. Knoch and J. Appenzeller, “Tunneling phenomena in carbon nanotube field-effect transistors,” *Phys. Status Solid A*, vol. 205, no. 4, pp. 679–694, Mar. 2008, doi: [10.1002/PSSA.200723528](https://doi.org/10.1002/PSSA.200723528).
- [31] Q. Lin *et al.*, “Bandgap extraction at 10 K to enable leakage control in carbon nanotube MOSFETs,” *IEEE Electron Device Lett.*, vol. 43, no. 3, pp. 490–493, Mar. 2022, doi: [10.1109/LED.2022.3141692](https://doi.org/10.1109/LED.2022.3141692).
- [32] R. B. Salazar, H. Ilatikhameneh, R. Rahman, G. Klimeck, and J. Appenzeller, “A predictive analytic model for high-performance tunneling field-effect transistors approaching non-equilibrium Green’s function simulations,” *J. Appl. Phys.*, vol. 118, no. 16, Oct. 2015, Art. no. 164305, doi: [10.1063/1.4934682](https://doi.org/10.1063/1.4934682).
- [33] Y. Taur, J. Wu, and J. Min, “A short-channel *I*–*V* Model for 2-D MOSFETs,” *IEEE Trans. Electron Devices*, vol. 63, no. 6, pp. 2550–2555, Jun. 2016, doi: [10.1109/TEDE.2016.2547949](https://doi.org/10.1109/TEDE.2016.2547949).
- [34] A. Nipane, S. Jayanti, A. Borah, and J. T. Teherani, “Electrostatics of lateral p-n junctions in atomically thin materials,” *J. Appl. Phys.*, vol. 122, no. 19, Nov. 2017, Art. no. 194501, doi: [10.1063/1.4994047](https://doi.org/10.1063/1.4994047).
- [35] M. S. Lundstrom and D. A. Antoniadis, “Compact models and the physics of nanoscale FETs,” *IEEE Trans. Electron Devices*, vol. 61, no. 2, pp. 225–233, Feb. 2014, doi: [10.1109/TEDE.2013.2283253](https://doi.org/10.1109/TEDE.2013.2283253).
- [36] G. Fiori, G. Iannaccone, and G. Klimeck, “Coupled mode space approach for the simulation of realistic carbon nanotube field-effect transistors,” *IEEE Trans. Nanotechnol.*, vol. 6, no. 4, pp. 475–480, Jul. 2007, doi: [10.1109/TNANO.2007.896842](https://doi.org/10.1109/TNANO.2007.896842).
- [37] D. Yin and Y. Yoon, “Design strategy of two-dimensional material field-effect transistors: Engineering the number of layers in phosphorene FETs,” *J. Appl. Phys.*, vol. 119, no. 21, Jun. 2016, Art. no. 214312, doi: [10.1063/1.4953256](https://doi.org/10.1063/1.4953256).
- [38] Q. Xie, C.-J. Lee, J. Xu, C. Wann, J. Y.-C. Sun, and Y. Taur, “Comprehensive analysis of short-channel effects in ultrathin SOI MOSFETs,” *IEEE Trans. Electron Devices*, vol. 60, no. 6, pp. 1814–1819, Jun. 2013, doi: [10.1109/TEDE.2013.2255878](https://doi.org/10.1109/TEDE.2013.2255878).
- [39] C. Klinkert, Á. Szabó, C. Stieger, D. Campi, N. Marzari, and M. Luisier, “2-D materials for ultrascaled field-effect transistors: One hundred candidates under the *Ab Initio* microscope,” *ACS Nano*, vol. 14, no. 7, pp. 8605–8615, Jul. 2020, doi: [10.1021/ACS.NANO.0C02983](https://doi.org/10.1021/ACS.NANO.0C02983).
- [40] S. Li *et al.*, “Nanometre-thin indium tin oxide for advanced high-performance electronics,” *Nature Mater.*, vol. 18, no. 10, pp. 1091–1097, Oct. 2019, doi: [10.1038/S41563-019-0455-8](https://doi.org/10.1038/S41563-019-0455-8).
- [41] M. Si *et al.*, “Why In<sub>2</sub>O<sub>3</sub> can make 0.7 nm atomic layer thin transistors,” *Nano Lett.*, vol. 21, no. 1, pp. 500–506, Jan. 2021, doi: [10.1021/acs.nanolett.0c03967](https://doi.org/10.1021/acs.nanolett.0c03967).